Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Layout for DUT arrays used in semiconductor wafer testing

Layout for DUT arrays used in semiconductor wafer testing

US Patent 7489151 · Granted Feb 10, 2009

Estimated economic value: $726,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems, devices, and methods for performing a non-contact electrical measuremen2025
Embedded system to characterize BTI degradation effects in MOSFETs2025
Embedded system to characterize BTI degradation effects in MOSFETs2025
Systems, devices, and methods for performing a non-contact electrical measuremen2024
Systems, devices, and methods for performing a non-contact electrical measuremen2023
Software and sensor system for controlling range equipment2023
Methods for performing a non-contact electrical measurement on a cell, chip, waf2022
IC with test structures and e-beam pads embedded within a contiguous standard ce2021
IC with test structures and e-beam pads embedded within a contiguous standard ce2021
IC with test structures and e-beam pads embedded within a contiguous standard ce2021
IC with test structures and E-beam pads embedded within a contiguous standard ce2021
IC with test structures and e-beam pads embedded within a contiguous standard ce2021