Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for manufacturing a silicon-on-insulator (SOI) wafer with an etch stop layer

Method for manufacturing a silicon-on-insulator (SOI) wafer with an etch stop layer

US Patent 7473614 · Granted Jan 6, 2009

Estimated economic value: $21,219,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Fins for metal oxide semiconductor device structures2025
Silicon and silicon germanium nanowire structures2024
Nanowire structures having non-discrete source and drain regions2024
Selective blocking of metal surfaces using bifunctional self-assembled monolayer2024
Selective blocking of metal surfaces using bifunctional self-assembled monolayer2023
Metal structures, devices, and methods2023
Nanowire structures having non-discrete source and drain regions2023
Silicon and silicon germanium nanowire structures2021
Fins for metal oxide semiconductor device structures2021
Techniques for monolithic co-integration of silicon and III-N semiconductor tran2020
Semiconductor device having metallic source and drain regions2020
GaN devices on engineered silicon substrates2020