Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Global bit select circuit interface with dual read and write bit line pairs

Global bit select circuit interface with dual read and write bit line pairs

US Patent 7463537 · Granted Dec 9, 2008

Estimated economic value: $6,024,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Sense amplifier sleep state for leakage savings without bias mismatch2023
Local bit select with improved fast read before write suppression2023
Sense amplifier sleep state for leakage savings without bias mismatch2022
Power saving scannable latch output driver2021
Dynamic decode circuit low power application2019
Dynamic decode circuit low power application2019
Dynamic decode circuit with active glitch control2019
Dynamic decode circuit with active glitch control2019
Dynamic decode circuit with active glitch control method2019
Dynamic decode circuit with active glitch control method2019
Dynamic decode circuit with active glitch control method2019
Dynamic decode circuit with active glitch control method2019