Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Clock-gated model transformation for asynchronous testing of logic targeted for free-running, data-gated logic

Clock-gated model transformation for asynchronous testing of logic targeted for free-running, data-gated logic

US Patent 7453759 · Granted Nov 18, 2008

Estimated economic value: $4,805,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System for collaborative hardware RTL logic timing debug in integrated circuit d2025
Semiconductor device including insulated gate bipolar transistor2025
Logical clock connection in an integrated circuit design2025
Signal pre-routing in an integrated circuit design2024
Register transfer level navigation microservices and instrumentation for cloud-n2023
Methods and systems for identifying flaws and bugs in integrated circuits, for e2023
Clock mapping in an integrated circuit design2023
Heterogeneous services for enabling collaborative logic design and debug in aspe2023
System and method for providing an intelligent ephemeral distributed service mod2023
Semiconductor device including an anode contact region having a varied doping co2022
Reverse-conducting igbt having a reduced forward recovery voltage2022
System and method for group of groups single sign-on demarcation based on first 2021