Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for performing multiply-add operations on packed byte data

Method and apparatus for performing multiply-add operations on packed byte data

US Patent 7430578 · Granted Sep 30, 2008

Estimated economic value: $33,099,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Configuration file generation for fracturable data path in a coarse-grained reco2025
Systems for performing instructions to quickly convert and use tiles as 1D vecto2025
Multiple contexts for a memory unit in a reconfigurable data processor2025
Synthetic proton-conductive additives for battery electrolytes2025
Mechanism for instruction fusion2025
Performing instruction fetch pipeline synchronization (IFPS) in processor-based 2025
Mitigation of return stack buffer side channel attacks in a processor2025
Systems, methods, and apparatuses for dot production operations2025
Multiple contexts for a compute unit in a reconfigurable data processor2025
Systems and methods to store a tile register pair to memory2025
Systems, methods, and apparatuses for matrix operations2025
Systems, methods, and apparatus for tile configuration2025