Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Clocking methodology for at-speed testing of scan circuits with synchronous clocks

Clocking methodology for at-speed testing of scan circuits with synchronous clocks

US Patent 7424656 · Granted Sep 9, 2008

Estimated economic value: $325,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Read-only memory diagnosis and repair2025
Machine-learning-based design-for-test (DFT) recommendation system for improving2025
High bandwidth IJTAG through high speed parallel bus2025
Scan chain formation for improving chain resolution2025
Memory built-in self-test with automated reference trim feedback for memory sens2024
Method and apparatus for processing memory repair information2024
Reference bits test and repair using memory built-in self-test2024
Automated determinaton of failure mode distribution2023
Machine-learning-based design-for-test (DFT) recommendation system for improving2023
Asynchronous interface for transporting test-related data via serial channels2023
Asynchronous interface for transporting test-related data via serial channels2023
Multi-capture at-speed scan test based on a slow clock signal2023