Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Techniques for providing calibrated on-chip termination impedance

Techniques for providing calibrated on-chip termination impedance

US Patent 7423450 · Granted Sep 9, 2008

Estimated economic value: $7,330,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Programmable device implementing fixed and floating point functionality in a mix2021
Programmable device implementing fixed and floating point functionality in a mix2019
Programmable device implementing fixed and floating point functionality in a mix2016
Interconnect multiplexers and methods of reducing contention currents in an inte2016
Current-encoded signaling2015
Modular digital signal processing circuitry with optionally usable, dedicated co2014
Digital signal processing circuit blocks with support for systolic finite-impuls2014
Modular digital signal processing circuitry with optionally usable, dedicated co2013
Digital signal processing circuit blocks with support for systolic finite-impuls2013
Modular digital signal processing circuitry with optionally usable, dedicated co2013
Digital signal processing circuit blocks with support for systolic finite-impuls2013
Dual mode rail-to-rail buffer for low voltage memory2012