Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Dual mode rail-to-rail buffer for low voltage memory

Dual mode rail-to-rail buffer for low voltage memory

US Patent 8330501 · Granted Dec 11, 2012

Estimated economic value: $2,673,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Interconnect multiplexers and methods of reducing contention currents in an inte2016
Current-encoded signaling2015
Programmable receivers and methods of implementing a programmable receiver in an2015
Techniques for providing calibrated on-chip termination impedance2011
Techniques for serially transmitting on-chip termination control signals2011
Techniques for providing calibrated on-chip termination impedance2011
Programmable multiple supply regions with switched pass gate level converters2010
Techniques for providing calibrated on-chip termination impedance2010
Versatile logic element and logic array block2010
Methods of reducing power in programmable logic devices using low voltage swing 2009
Method of reducing leakage current using sleep transistors in programmable logic2009
Techniques for providing calibrated parallel on-chip termination impedance2008