Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of reducing leakage current using sleep transistors in programmable logic device

Method of reducing leakage current using sleep transistors in programmable logic device

US Patent 7518399 · Granted Apr 14, 2009

Estimated economic value: $47,525,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Programmable device implementing fixed and floating point functionality in a mix2021
Programmable device implementing fixed and floating point functionality in a mix2019
Clock grid for integrated circuit2017
Clock grid for integrated circuit2017
Programmable device implementing fixed and floating point functionality in a mix2016
Interconnect multiplexers and methods of reducing contention currents in an inte2016
Clock grid for integrated circuit2016
Integrated circuits with programmable overdrive capabilities2016
Integrated circuits with backside power delivery2016
Integrated circuit floorplans2015
Current-encoded signaling2015
PLD architecture for flexible placement of IP function blocks2015