Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Mapping logic for controlling loading of the select ram of an error data crossbar multiplexer

Mapping logic for controlling loading of the select ram of an error data crossbar multiplexer

US Patent 7421632 · Granted Sep 2, 2008

Estimated economic value: $4,559,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory device fail summary data reduction for improved redundancy analysis2008
Memory device fail summary data reduction for improved redundancy analysis2008
Reconstruction of non-deterministic algorithmic tester stimulus used as input to2007
Memory tester uses arbitrary dynamic mappings to serialize vectors into transmit2006
Method and apparatus for no-latency conditional branching2005
Memory tester has memory sets configurable for use as error catch RAM, Tag RAM's2005
Simultaneous display of data gathered using multiple data gathering mechanisms2004
Recapture of a portion of a displayed waveform without loss of existing data in 2004
Algorithmically programmable memory tester with test sites operating in a slave 2004
Memory tester with enhanced post decode2004
Method and apparatus for executing a program using primary, secondary and tertia2003
Algorithmically programmable memory tester with history FIFO's that aid in error2003