Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Algorithmically programmable memory tester with history FIFO's that aid in error analysis and recovery

Algorithmically programmable memory tester with history FIFO's that aid in error analysis and recovery

US Patent 6574764 · Granted Jun 3, 2003

Estimated economic value: $13,088,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Automated test equipment for testing one or more devices under test, method for 2024
Automated test equipment for testing one or more devices under test, method for 2022
Integrated protocol analyzer configured within automated test equipment (ate) ha2021
Adapting serdes receivers to a UFS receiver protocol2020
Method and apparatus to provide both high speed and low speed signaling from the2020
Method and system for advanced fail data transfer mechanisms2017
Testing memory devices with parallel processing operations2017
Staged buffer caching in a system for testing a device under test2016
Flexible test site synchronization2016
Mapping logic for controlling loading of the select ram of an error data crossba2008
Mapping logic for loading control of crossbar multiplexer select RAM2008
Memory device fail summary data reduction for improved redundancy analysis2008