Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory device fail summary data reduction for improved redundancy analysis

Memory device fail summary data reduction for improved redundancy analysis

US Patent 7444566 · Granted Oct 28, 2008

Estimated economic value: $8,840,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Mapping logic for controlling loading of the select ram of an error data crossba2008
Algorithmically programmable memory tester with test sites operating in a slave 2004
Integrated circuit with alternately selectable state evaluation provisions2003
Virtual linear frame buffer addressing method and apparatus2000
Method and apparatus for improved block transfers in computer graphics frame buf2000
Method and apparatus for detecting cache collisions in a two dimensional memory1998