Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods for fabricating a stress enhanced MOS circuit

Methods for fabricating a stress enhanced MOS circuit

US Patent 7416931 · Granted Aug 26, 2008

Estimated economic value: $4,862,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

CMOS circuit having a tensile stress layer overlying an NMOS transistor and over2016
Identifying at-risk data in non-volatile storage2013
Ultra-thin SOI CMOS with raised epitaxial source and drain and embedded SiGe PFE2011
Stress enhanced MOS circuits2011
Negative differential resistance diode and SRAM utilizing such device2010
Negative differential resistance diode and SRAM utilizing such device2009
Stress enhanced CMOS circuits and methods for their fabrication2008
Method for fabricating stress enhanced MOS circuits2008