Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for testing a ring of non-scan latches with logic built-in self-test

Method and apparatus for testing a ring of non-scan latches with logic built-in self-test

US Patent 7406640 · Granted Jul 29, 2008

Estimated economic value: $9,815,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Communication systems for power supply noise reduction2024
Hierarchical ring-based interconnection network for symmetric multiprocessors2024
Communication systems for power supply noise reduction2024
Hierarchical ring-based interconnection network for symmetric multiprocessors2023
Multifunction communication interface supporting memory sharing among data proce2022
Reducing time of day latency variation in a multi processor system2021
ACK clock compensation for high-speed serial communication interfaces2020
Link-level cyclic redundancy check replay for non-blocking coherence flow2020
Coherence protocol providing speculative coherence response to directory probe2020
Dropped command truncation for efficient queue utilization in multiprocessor dat2020
Reducing time of day latency variation in a multi-processor system2019
Pre-transmission data reordering for a serial interface2019