Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Combination of non-lithographic shrink techniques and trim process for gate formation and line-edge roughness reduction

Combination of non-lithographic shrink techniques and trim process for gate formation and line-edge roughness reduction

US Patent 7405032 · Granted Jul 29, 2008

Estimated economic value: $14,172,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Mask for forming integrated circuit2014
Systems and methods that control liquid temperature in immersion lithography to 2013
Systems and methods that control liquid temperature in immersion lithography to 2013
Method of lithographic mask correction using localized transmission adjustment2012
Mitigating heat in an integrated circuit2011
System and method for imprint lithography to facilitate dual damascene integrati2011
System and method for imprint lithography to facilitate dual damascene integrati2011
Methods for forming small contacts2011
Advanced process control framework using two-dimensional image analysis2011
Surface treatment with an acidic composition to prevent substrate and environmen2010
Surface treatment with an acidic composition to prevent substrate and environmen2010
Method and apparatus for monitoring endcap pullback2010