Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Technique for forming interconnect structures with reduced electro and stress migration and/or resistivity

Technique for forming interconnect structures with reduced electro and stress migration and/or resistivity

US Patent 7375031 · Granted May 20, 2008

Estimated economic value: $11,194,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor structure including a layer of a first metal between a diffusion b2017
Integrated circuits and methods for fabricating integrated circuits with capping2016
DRAM cell based on conductive nanochannel plate2015
DRAM cell based on conductive nanochannel plate2015
Contact elements of a semiconductor device formed by electroless plating and exc2015
Integrated circuits and methods for fabricating integrated circuits with capping2015
Method and system for particles analysis in microstructure devices by isolating 2015
Microstructure device including a metallization structure with self-aligned air 2014
DRAM cell based on conductive nanochannel plate2014
DRAM cell based on conductive nanochannel plate2014
Contact elements of a semiconductor device formed by electroless plating and exc2013
Method and system for extracting samples after patterning of microstructure devi2013