Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for forming memory array bitlines comprising epitaxially grown silicon and related structure

Method for forming memory array bitlines comprising epitaxially grown silicon and related structure

US Patent 7354826 · Granted Apr 8, 2008

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Structure and method to remove semiconductor chip material for optical signal ac2025
Arrays of integrated analytical devices and methods for production2025
Inter-layer insulator for electronic devices and apparatus for forming same2022
Varied silicon richness silicon nitride formation2021
Arrays of integrated analytical devices and methods for production2020
Varied silicon richness silicon nitride formation2020
Three-dimensional memory device having on-pitch drain select gate electrodes and2019
Arrays of integrated analytical devices and methods for production2019
Three-dimensional memory device having on-pitch drain select gate electrodes and2019
Self-aligned trench isolation in integrated circuits2019
Method of making a three-dimensional memory device using a multi-step hot phosph2018
Memory device with multi-layer channel and charge trapping layer2018