Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory device with multi-layer channel and charge trapping layer

Memory device with multi-layer channel and charge trapping layer

US Patent 10020317 · Granted Jul 10, 2018

Estimated economic value: $5,897,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

3D memory device2025
Three-dimensional NAND memory device and method that eliminate leakage currents 2025
Nonvolatile charge trap memory device having a high dielectric constant blocking2025
Method for removing sacrificial layers of a stack of a three-dimensional semicon2025
Three-dimensional memory devices and fabricating methods thereof2025
Vehicle and air conditioning system thereof2025
Thermal-power direct-hung energy-storage frequency modulation plant backup power2025
Automobile seat integrated with height adjustment and angle adjustment2025
Memory peripheral circuit having three-dimensional transistors and method for fo2025
Oxide-nitride-oxide stack having multiple oxynitride layers2025
Methods of equalizing gate heights in embedded non-volatile memory on HKMG techn2025
Method of forming oxide-nitride-oxide stack of non-volatile memory and integrati2025