Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multi-chip electronic package with reduced line skew and circuitized substrate for use therein

Multi-chip electronic package with reduced line skew and circuitized substrate for use therein

US Patent 7332818 · Granted Feb 19, 2008

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multi-layer embedded capacitance and resistance substrate core2012
High performance chip carrier substrate2011
High performance chip carrier substrate2011
Multi-layer embedded capacitance and resistance substrate core2010
Method of making multi-chip electronic package with reduced line skew2009
Method of making circuitized substrate with improved impedance control circuitry2009
Low moisture absorptive circuitized substrate with reduced thermal expansion, me2008
High performance chip carrier substrate2008
Method of making same low moisture absorptive circuitized substrave with reduced2008
Circuitized substrate with improved impedance control circuitry, method of makin2007
High wireability microvia substrate2007
High performance chip carrier substrate2007