Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Technique for reducing etch damage during the formation of vias and trenches in interlayer dielectrics

Technique for reducing etch damage during the formation of vias and trenches in interlayer dielectrics

US Patent 7309654 · Granted Dec 18, 2007

Estimated economic value: $12,803,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and system for particles analysis in microstructure devices by isolating 2015
Method and system for advanced process control in an etch system by gas flow con2014
Semiconductor device comprising self-aligned contact elements2014
Semiconductor device including a hybrid metallization layer stack for enhanced m2014
Dual contact metallization including electroless plating in a semiconductor devi2014
Repair of damaged surface areas of sensitive low-K dielectrics of microstructure2013
Method for controlling structure height2013
Re-establishing surface characteristics of sensitive low-k dielectrics in micros2013
Method of forming openings in a semiconductor device and a semiconductor device 2013
Method and system for extracting samples after patterning of microstructure devi2013
Method and system for quantitative inline material characterization in semicondu2013
Establishing a hydrophobic surface of sensitive low-k dielectrics of microstruc2013