Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Sram controller for parallel processor architecture including a read queue and an order queue for handling requests

Sram controller for parallel processor architecture including a read queue and an order queue for handling requests

US Patent 7305500 · Granted Dec 4, 2007

Estimated economic value: $21,616,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory thin provisioning using memory pools2025
Memory thin provisioning using memory pools2025
Instructions and logic to provide SIMD SM4 cryptographic block cipher functional2025
Removable and low insertion force connector system2025
Memory hub providing cache coherency protocol system method for multiple process2024
Memory striping approach that interleaves sub protected data words2024
System device aggregation in a liquid cooling environment2024
Technologies for switching network traffic in a data center2024
Rotate instructions that complete execution either without writing or reading fl2024
Instructions and logic to provide SIMD SM4 cryptographic block cipher2023
Three dimensional circuit systems and methods having memory hierarchies2023
Apparatus and method for executing Boolean functions via forming indexes to an i2023