Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory hub providing cache coherency protocol system method for multiple processor sockets comprising multiple XPUs

Memory hub providing cache coherency protocol system method for multiple processor sockets comprising multiple XPUs

US Patent 12111775 · Granted Oct 8, 2024

Estimated economic value: $19,971,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Platform configuration based on availability of sustainable energy2025
Memory access tracing2025
Remote storage for hardware microservices hosted on XPUs and SOC-XPU platforms2025
Switch-managed resource allocation and software execution2025
Memory thin provisioning using memory pools2025
Memory thin provisioning using memory pools2025
Network interface with data protection2025
Removable and low insertion force connector system2025
Intelligent resource selection for received content2024
Memory striping approach that interleaves sub protected data words2024
Memory striping approach that interleaves sub protected data words2024
System device aggregation in a liquid cooling environment2024