Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for reducing clock enable setup time in a multi-enabled clock gating circuit

Method and apparatus for reducing clock enable setup time in a multi-enabled clock gating circuit

US Patent 7279935 · Granted Oct 9, 2007

Estimated economic value: $72,797,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Symmetrically-interconnected tunable time delay circuit2022
Integrated circuit (IC) design methods using engineering change order (ECO) cell2020
Standard cell architecture for diffusion based on fin count2019
Standard cell architecture for diffusion based on fin count2019
Multiple cycle search content addressable memory2018
Complementary metal oxide semiconductor (CMOS) standard cell circuits employing 2018
Cap2018
Clock gating using a delay circuit2017
Method and apparatus to enable a selective push process during manufacturing to 2016
Container with helical sides2016
Automatic calibration circuits for operational calibration of critical-path time2016
Continuous diffusion configurable standard cell architecture2016