Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Global bit line restore timing scheme and circuit

Global bit line restore timing scheme and circuit

US Patent 7272030 · Granted Sep 18, 2007

Estimated economic value: $6,075,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Machine learning model training to assist in system debug2025
Sense amplifier sleep state for leakage savings without bias mismatch2023
Local bit select with improved fast read before write suppression2023
Testing bit write operation to a memory array in integrated circuits2023
Sense amplifier sleep state for leakage savings without bias mismatch2022
Microchip level shared array repair2022
Pattern recognition for proactive treatment of non-contiguous growing defects2021
Failing address registers for built-in self tests2021
Testing multi-port array in integrated circuits2021
System and method for common request processing2021
Power saving scannable latch output driver2021
Dynamic decode circuit low power application2019