Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Via/BSM pattern optimization to reduce DC gradients and pin current density on single and multi-chip modules

Via/BSM pattern optimization to reduce DC gradients and pin current density on single and multi-chip modules

US Patent 7266788 · Granted Sep 4, 2007

Estimated economic value: $5,939,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Cooking appliance having a PEF generator, PEF system and method2025
Combustion engine2025
Indication system for a surgical lighting apparatus2025
Dynamic voltage regulator sensing for chiplet-based designs2025
Method for automatic identification of fire detectors2024
Collision prevention system for overhead assembly2023
Method and apparatus for table accessory detection2023
NVDIMM security with physically unclonable functions2023
Method for checking a safety area of a robot2023
Cooling device for a stator of an electric machine of a motor vehicle, stator, a2023
Surgical table, surgical light, system comprising surgical table and surgical li2023
Fine resolution on-chip voltage simulation to prevent under voltage conditions2023