Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Gate layouts for transistors

Gate layouts for transistors

US Patent 7265041 · Granted Sep 4, 2007

Estimated economic value: $3,834,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Lateral DMOS having reduced lateral size2021
Manufacturing method of self-aligned DMOS body pickup2021
LDMOS device with sinker link2021
Bipolar junction semiconductor device and method for manufacturing thereof2018
Method for fabricating LDMOS with self-aligned body2018
Method for fabricating LDMOS with reduced source region2018
Method for fabricating LDMOS using CMP technology2018
Lateral DMOS and the method for forming thereof2018
Manufacturing method of selectively etched DMOS body pickup2018
Schottky diodes with mesh style region and associated methods2017
Method for fabricating low-cost isolated resurf LDMOS and associated BCD manufac2016
High voltage PMOS and the method for forming thereof2015