Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for fabricating LDMOS with self-aligned body

Method for fabricating LDMOS with self-aligned body

US Patent 10090409 · Granted Oct 2, 2018

Estimated economic value: $28,064,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Curtain retraction device of electric curtain and electric curtain2025
Low leakage ESD MOSFET2022
Lateral DMOS having reduced lateral size2021
Manufacturing method of self-aligned DMOS body pickup2021
Manufacturing method of self-aligned DMOS body pickup2021
Manufacturing method of self-aligned DMOS body pickup2021
LDMOS device with sinker link2021
LDMOS device with a field plate contact metal layer with a sub-maximum size2020
LDMOS device with a field plate contact metal layer with a sub-maximum size2020
Bipolar junction semiconductor device and method for manufacturing thereof2018
Method for fabricating LDMOS with reduced source region2018
Method for fabricating LDMOS with reduced source region2018