Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for fabricating LDMOS with reduced source region

Method for fabricating LDMOS with reduced source region

US Patent 9941171 · Granted Apr 10, 2018

Estimated economic value: $28,621,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Low leakage ESD MOSFET2022
Low leakage ESD MOSFET2022
FET device insensitive to noise from drive path2022
Lateral DMOS having reduced lateral size2021
Manufacturing method of self-aligned DMOS body pickup2021
Manufacturing method of self-aligned DMOS body pickup2021
LDMOS device with sinker link2021
Bi-directional snapback ESD protection circuit2021
LDMOS device with a field plate contact metal layer with a sub-maximum size2020
LDMOS device with a field plate contact metal layer with a sub-maximum size2020
Bi-directional snapback ESD protection circuit2019
Bipolar junction semiconductor device and method for manufacturing thereof2018