Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated circuit yield enhancement using Voronoi diagrams

Integrated circuit yield enhancement using Voronoi diagrams

US Patent 7260790 · Granted Aug 21, 2007

Estimated economic value: $7,896,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method for folding paper carriers with attached cards2025
Card processing and attaching system2025
Mill liner, coupling tool and method of removal of a mill liner2024
Hierarchical color decomposition of library cells with boundary-aware color sele2024
Graphene-transition metal catalyst for hydrogen evolution reaction2024
System and method for folding paper carriers with attached cards2024
Hierarchical color decomposition of process layers with shape and orientation re2023
Customized digital content generation systems and methods2023
Reduced footprint SSD with test station for an underground pipeline2022
System and method for folding paper carriers with attached cards2022
Organization and retrieval of conditioned data2022
Stacked via rivets in chip hotspots2022