Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Interface layer between dual polycrystalline silicon layers

Interface layer between dual polycrystalline silicon layers

US Patent 7256141 · Granted Aug 14, 2007

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Split gate charge trapping memory cells having different select gate and memory 2022
Memory first process flow and device2022
Resistive change elements using passivating interface gaps and methods for makin2022
Memory device having programmable impedance elements with a common conductor for2021
Reference circuits and methods for resistive memories2021
Charge trapping split gate device and method of fabricating same2021
Memory first process flow and device2020
Split gate charge trapping memory cells having different select gate and memory 2020
Memory first process flow and device2019
Three dimensional capacitor2018
Memory first process flow and device2018
Charge trapping split gate device and method of fabricating same2018