Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › On-chip inter-network performance optimization using configurable performance parameters

On-chip inter-network performance optimization using configurable performance parameters

US Patent 7254603 · Granted Aug 7, 2007

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Machine learning enabled pulse and base calling for sequencing devices2025
Multistage compiler architecture2025
Method and system for memory management within machine learning inference engine2025
Method and apparatus for ML graphs by a compiler2025
Method and apparatus for correlating high-level code with low-level instructions2024
Tobacco aerosolization device2024
Method and apparatus for performing machine learning operations in parallel on m2024
Method and apparatus for compiler and low-level instruction validation of machin2024
Methods and apparatus for multi-modal prediction using a trained statistical mod2024
Methods and apparatus for making biological predictions using a trained multi-mo2024
Systems and methods for unifying statistical models for different data modalitie2024
Artificial reality system having multi-bank, multi-port distributed shared memor2024