Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for compiler and low-level instruction validation of machine learning operations on hardware

Method and apparatus for compiler and low-level instruction validation of machine learning operations on hardware

US Patent 11977475 · Granted May 7, 2024

Estimated economic value: $170,781,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and system for code optimization based on statistical data2025
Method and system for code optimization based on statistical data2025
Method and system for code optimization based on statistical data2025
Method and system for code optimization based on statistical data2025
Multistage compiler architecture2025
Multistage compiler architecture2025
Multistage compiler architecture2025
Method and system for memory management within machine learning inference engine2025
Method and system for memory management within machine learning inference engine2025
Method and system for memory management within machine learning inference engine2025
Method and apparatus for ML graphs by a compiler2025
Method and apparatus for ML graphs by a compiler2025