Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for forming metal silicide regions in an integrated circuit

Method for forming metal silicide regions in an integrated circuit

US Patent 7250356 · Granted Jul 31, 2007

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Low temperature sub-nanometer periodic stack dielectrics2021
Integrated circuit product having a through-substrate-via (TSV) and a metallizat2019
Methods of forming a through-substrate-via (TSV) and a metallization layer after2018
Self-powered integrated circuit with photovoltaic cell2015
Self-powered integrated circuit with multi-junction photovoltaic cell2014
Self-powered integrated circuit with multi-junction photovoltaic cell2013
Multiple electrode layer backend stacked capacitor2013
Capacitor contact formed concurrently with bond pad metallization2013
Methods and devices for a high-k stacked capacitor2011
Integrated circuit with metal silicide regions2010
Integrated circuit with metal silicide regions2010
Integrated circuit with metal silicide regions2010