Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Configurable cache system depending on instruction type

Configurable cache system depending on instruction type

US Patent 7237065 · Granted Jun 26, 2007

Estimated economic value: $11,567,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems and methods for implementing an intelligence processing computing archit2025
Microprocessor with odd and even register sets2025
Vector processor with vector data buffer2025
Microprocessor with time count based instruction execution and replay2025
Microprocessor with a time counter for statically dispatching extended instructi2024
Out-of-order execution of loop instructions in a microprocessor2024
Microprocessor with non-cacheable memory load prediction2024
Vector processor with extended vector registers2024
Vector coprocessor with time counter for statically dispatching instructions2024
Microprocessor with shared read and write buses and instruction issuance to mult2024
Systems and methods for implementing an intelligence processing computing archit2024
Tile subsystem and method for automated data flow and data processing within an 2024