Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for reducing memory latency in a cache coherent multi-node architecture

Method and apparatus for reducing memory latency in a cache coherent multi-node architecture

US Patent 7234029 · Granted Jun 19, 2007

Estimated economic value: $30,093,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Efficiently inferencing digital videos utilizing machine-learning models2025
Systems and methods for machine learning based risky circuit pattern identificat2025
Methods and systems for predicting silicon density for a metal layer of semi-con2025
Systems and methods for machine learning based fast static thermal solver2025
Flexible cache allocation technology priority-based cache line eviction algorith2024
Exposure defects classification of images using a neural network2024
Media enhancement using discriminative and generative models with feedback2024
Generating vasculogenic cell populations2024
Increasing efficiency of inferencing digital videos utilizing machine-learning m2024
Web-based digital image editing in real time utilizing a latent vector stream re2024
Sensitive data management system2024
Asynchronous multi-user real-time streaming of web-based image edits using gener2024