{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Programmable dual drive strength output buffer with a shared boot circuit", "item": "https://www.patentleaderboard.com/patent/7230457"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Programmable dual drive strength output buffer with a shared boot circuit

Programmable dual drive strength output buffer with a shared boot circuit

US Patent 7230457 · Granted Jun 12, 2007

Estimated economic value: $2,469,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Data input buffer with a branched DFE reset path2025
Synchronous input buffer control using a write shifter2025
Apparatuses and methods for a per-DRAM addressability synchronizer circuit2024
Synchronous input buffer enable for DFE operation2024
Methods of reducing clock domain crossing timing violations, and related devices2023
Write interamble counter2022
Methods for parity error alert timing interlock and memory devices and systems e2022
Reset speed modulation circuitry for a decision feedback equalizer of a memory d2022
Metastable resistant latch2022
Centralized DFE reset generator for a memory device2021
Reduced shifter memory system2020
Parallel error calculation2020