Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Synchronous input buffer enable for DFE operation

Synchronous input buffer enable for DFE operation

US Patent 11996162 · Granted May 28, 2024

Estimated economic value: $28,459,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Data input buffer with a branched DFE reset path2025
Data input buffer with a branched DFE reset path2025
Apparatus including reconfigurable interface and methods of manufacturing the sa2025
Semiconductor package with hybrid wire bond and bump bond connections2025
Systems and methods for improved dual-tail latch with load control2025
Current-controlled buffer using analog bias2025
Synchronous input buffer control using a write shifter2025
Apparatuses and methods for a per-DRAM addressability synchronizer circuit2024
Apparatuses, systems, and methods for ZQ calibration2024
Apparatus including reconfigurable interface and methods of manufacturing the sa2024
Hybrid loop unrolled decision feedback equalizer architecture2023
Test input/output speed conversion and related apparatuses and methods2023