Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for handling 32 bit results for an out-of-order processor with a 64 bit architecture

Method for handling 32 bit results for an out-of-order processor with a 64 bit architecture

US Patent 7228403 · Granted Jun 5, 2007

Estimated economic value: $10,476,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Vector test decimal instruction for validity testing2025
Rounding hexadecimal floating point numbers using binary incrementors2025
Verifying the correctness of a leading zero counter2024
Repurposed hexadecimal floating point data path2024
Vector convert hexadecimal floating point to scaled decimal instruction2023
Instruction interrupt suppression of overflow exception2023
Hexadecimal floating point multiply and add instruction2022
Condition code anticipator for hexadecimal floating point2022
Decimal scale and convert and split to hexadecimal floating point instruction2022
Efficient checking of a condition code anticipator for a floating point processo2022
Repurposed hexadecimal floating point data path2021
Hexadecimal exponent alignment for binary floating point unit2021