Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods and structure for improved high-speed TDF testing using on-chip PLL

Methods and structure for improved high-speed TDF testing using on-chip PLL

US Patent 7202656 · Granted Apr 10, 2007

Estimated economic value: $12,613,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods and structure for on-chip clock jitter testing and analysis2013
High-speed TDF testing on low cost testers using on-chip pulse generators and du2008
Built-in self test circuitry for process monitor circuit for rapidchip and ASIC 2007
Scan test expansion module2007
Scan test expansion module2007
Testing with high speed pulse generator2007
Four point measurement technique for programmable impedance drivers RapidChip an2006
Technique for measurement of programmable termination resistor networks on rapid2006
Analog to digital converter built in self test2006
Analog to digital converter built in self test2006
Built-in self test technique for programmable impedance drivers for RapidChip an2006
Metastability risk simulation analysis tool and method2002