Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Technique for measurement of programmable termination resistor networks on rapidchip and ASIC devices

Technique for measurement of programmable termination resistor networks on rapidchip and ASIC devices

US Patent 7106074 · Granted Sep 12, 2006

Estimated economic value: $2,915,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

High-speed TDF testing on low cost testers using on-chip pulse generators and du2008
High-speed TDF testing on low cost testers using on-chip pulse generators and du2008
Built-in self test circuitry for process monitor circuit for rapidchip and ASIC 2007
Built-in self test circuitry for process monitor circuit for rapidchip and ASIC 2007
Scan test expansion module2007
Testing with high speed pulse generator2007
Methods and structure for improved high-speed TDF testing using on-chip PLL2007
Four point measurement technique for programmable impedance drivers RapidChip an2006
Analog to digital converter built in self test2006
Built-in self test technique for programmable impedance drivers for RapidChip an2006
Metastability risk simulation analysis tool and method2002
Integrated circuit design using a frequency synthesizer that automatically ensur2001