{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Methods and structure for on-chip clock jitter testing and analysis", "item": "https://www.patentleaderboard.com/patent/8619935"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods and structure for on-chip clock jitter testing and analysis

Methods and structure for on-chip clock jitter testing and analysis

US Patent 8619935 · Granted Dec 31, 2013

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Combination scheme for baseline wander, direct current level shifting, and recei2024
Application of duty cycle correction to a level shifter via a feedback common mo2020
Scan test expansion module2007
Methods and structure for improved high-speed TDF testing using on-chip PLL2007
Analog to digital converter built in self test2006