Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method to fabricate Ge and Si devices together for performance enhancement

Method to fabricate Ge and Si devices together for performance enhancement

US Patent 7202140 · Granted Apr 10, 2007

Estimated economic value: $218,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Trench capacitor having improved capacitance and fabrication method thereof2023
Method for fabricating semiconductor memory device with buried capacitor and fin2023
Stacked capacitor with horizontal and vertical fin structures and method for mak2022
Semiconductor memory device with buried capacitor and fin-like electrodes2022
Trench capacitor having improved capacitance and fabrication method thereof2021
Semiconductor memory device with shallow buried capacitor and fabrication method2021
Semiconductor devices including raised source/drain stressors and methods of man2016
Semiconductor devices having contacts with intervening spacers and method for fa2016
Slot designs in wide metal lines2016
Integrated circuit system employing alternating conductive layers2015
Reliable interconnect for semiconductor device2015
Method and apparatus to reduce thermal variations within an integrated circuit d2014