{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "System and method for performing floating point store folding", "item": "https://www.patentleaderboard.com/patent/7188233"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for performing floating point store folding

System and method for performing floating point store folding

US Patent 7188233 · Granted Mar 6, 2007

Estimated economic value: $6,019,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Decimal floating-point instruction in a round-for-reround mode2025
Routing instruction results to a register block of a subdivided register file ba2025
Parallel slice processor having a recirculating load-store queue for fast deallo2024
Assignment of microprocessor register tags at issue time2024
Fast mapper restore for flush in processor2024
Loosely-coupled slice target file data2024
Dependency skipping in a load-compare-jump sequence of instructions by incorpora2024
Inferring future value for speculative branch resolution in a microprocessor2024
Compaction of architected registers in a simultaneous multithreading processor2023
Instruction handling for accumulation of register results in a microprocessor2023
Microprocessor that fuses load and compare instructions2023
Parallel slice processor having a recirculating load-store queue for fast deallo2023