Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multiple twin cell non-volatile memory array and logic block structure and method therefor

Multiple twin cell non-volatile memory array and logic block structure and method therefor

US Patent 7177183 · Granted Feb 13, 2007

Estimated economic value: $8,285,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Three dimensional hexagonal matrix memory array2017
Three dimensional non-volatile storage with connected word lines2017
Program cycle skip2017
Low forming voltage non-volatile storage device2017
Dielectric-based memory cells having multi-level one-time programmable and bi-le2016
Page buffer program command and methods to reprogram pages without re-inputting 2016
Method of operating FET low current 3D re-ram2016
Low forming voltage non-volatile storage device2016
Method for non-volatile memory having 3D array of read/write elements with effic2016
Method for non-volatile memory having 3D array of read/write elements with effic2016
Three-dimensional nonvolatile memory and method of fabrication2015
Methods and apparatus for reducing programming time of a memory cell2015