Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory interface system and method for reducing cycle time of sequential read and write accesses using separate address and data buses

Memory interface system and method for reducing cycle time of sequential read and write accesses using separate address and data buses

US Patent 7142477 · Granted Nov 28, 2006

Estimated economic value: $4,463,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Magnetic memory read circuit and calibration method therefor2023
Thermal enablement of dies with impurity gettering2022
Nonvolatile memory sensing circuit including variable current source2022
Magnetic memory read circuit and calibration method therefor2021
Test vehicle for package testing2021
Fast programming of magnetic random access memory (MRAM)2020
Systems and methods for on-die heat generation and temperature sensing2020
On-die temperature sensing and digitization system2019
Circuit for and method of testing bond connections between a first die and a sec2019
Access methods and circuits for memory devices having multiple banks2017
Access methods and circuits for memory devices having multiple banks2017
Access methods and circuits for memory devices having multiple channels and mult2017