Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of checking the layout versus the schematic of multi-fingered MOS transistor layouts using a sub-circuit based extraction

Method of checking the layout versus the schematic of multi-fingered MOS transistor layouts using a sub-circuit based extraction

US Patent 7139990 · Granted Nov 21, 2006

Estimated economic value: $6,127,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and system for auto-correction of an ongoing speech command2025
Optical input/output interfaces between photonics chips2025
Power converter package with thermally enhanced interposers to cooling fins2023
Active filter for electromagnetic interference (EMI) reduction using a single co2023
Self-aligning wireless power transfer system that switches power current into al2022
Active filter for electromagnetic interference (EMI) reduction using a single co2022
Automated multidimensional elasticity for streaming application runtimes2021
Path profiling for streaming applications2021
Scalable polarimetric phased array transceiver2021
Power supply device using electromagnetic power generation2020
Electromigration monitor2020
Electromigration monitor2020