Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and system for testing a dual-port memory at speed in a stressed environment

Method and system for testing a dual-port memory at speed in a stressed environment

US Patent 7139204 · Granted Nov 21, 2006

Estimated economic value: $1,779,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Reduced circuit area memory device with a half-word memory architecture2025
Sequential delay enabler timer circuit for low voltage operation for SRAMs2023
Management of memory pages for a set of non-consecutive work elements in work qu2022
Using sense amplifier as a write booster in memory operating with a large dual r2018
Systems and methods for reducing memory array leakage in high capacity memories 2011
Statistical yield of a system-on-a-chip2011
System and method for repairing a memory2010
System and method for testing a memory2009
System and method for repairing a memory2008
System and method for testing a memory2006
Method and apparatus to reduce the amount of redundant memory column and fuses a2003
Method and apparatus to change the amount of redundant memory column and fuses a2003