Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus to reduce the amount of redundant memory column and fuses associated with a memory device

Method and apparatus to reduce the amount of redundant memory column and fuses associated with a memory device

US Patent 6646933 · Granted Nov 11, 2003

Estimated economic value: $3,869,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Reduced circuit area memory device with a half-word memory architecture2025
Sequential delay enabler timer circuit for low voltage operation for SRAMs2023
Management of memory pages for a set of non-consecutive work elements in work qu2022
Using sense amplifier as a write booster in memory operating with a large dual r2018
Various methods and apparatuses for memory modeling using a structural primitive2012
Systems and methods for reducing memory array leakage in high capacity memories 2011
Statistical yield of a system-on-a-chip2011
Statistical yield of a system-on-a-chip2011
System and method for repairing a memory2010
Source-biased SRAM cell with reduced memory cell leakage2010
System and method for testing a memory2009
System and method for repairing a memory2008