Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Test structure and methodology for semiconductor stress-induced defects and antifuse based on same test structure

Test structure and methodology for semiconductor stress-induced defects and antifuse based on same test structure

US Patent 7132325 · Granted Nov 7, 2006

Estimated economic value: $5,535,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Fin-based and bipolar electrostatic discharge devices2024
Bipolar transistors2024
Highly-conformal, pliable thin electromagnetic skin2024
Electrostatic discharge (ESD) device with improved turn-on voltage2024
High voltage electrostatic devices2024
High-voltage electrostatic discharge devices2024
Thin single-crystal silicon solar cells mounted to a structural support member a2024
High-voltage electrostatic discharge devices2024
Methods of treating lysosomal disorders2023
Fin-based and bipolar electrostatic discharge devices2023
Electrostatic discharge clamp structures2023
Diode triggered silicon controlled rectifier2023