Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods of testing interconnect lines in programmable logic devices using partial reconfiguration

Methods of testing interconnect lines in programmable logic devices using partial reconfiguration

US Patent 7124338 · Granted Oct 17, 2006

Estimated economic value: $13,661,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Global event-based avatar2024
Global event-based avatar2023
Global event-based avatar2021
Flexible manufacturing flow enabled by adaptive binning system2020
Global event-based avatar2020
Reagent patterning in capillarity-based analyzers and associated systems and met2016
Internal voltage level shifting for screening cold or hot temperature defects us2011
Method of metal pattern inspection verification2011
Testing of input/output devices of an integrated circuit2009
Method and apparatus for eliminating noise induced errors during test of a progr2009
Method of and system for monitoring the functionality of a wafer probe site2008
Circuit for and method of determining the location of a defect in an integrated 2008